Abstract. In particular, primary sensor electronics are prone to deviations and degradation in its performance due to environmental influences and manufacturing conditions. In order to restore its functionality, calibration or trimming techniques are usually employed. More recent, programmable or reconfigurable approaches from the field of evolutionary electronics offer great source of inspiration through their unique properties of fault-tolerance and self-repair. In our approach, we try to include efficiently, the available knowledge of recent reconfigurable devices into the otherwise attractive concept. In our approach, a flexible FPTA architecture is developed meeting the requirement of sensor signal amplifier in particular for time continuous signal processing. The developed approach is verified and implemented in 0.35 µm CMOS technology.
Introduction
Primary sensor electronics are susceptible to drifts due to changing environmental influences and manufacturing conditions like aging, thermal drifts, etching rate, material defects. These effects are capable of causing considerable variations in the functionality of the analog corresponding circuits, as they have rich set of dynamics than the digital counterpart. Recent measures to restore the functionality are performed through several ways like careful matched layout design, calibration or trimming at manufacturing time are mandatory. Normally these approaches are slow with respect to deployment time, costly, static and have to be performed repeatedly when done dynamically. Especially on the fly calibration capability is desirable for sensor systems. More recent improved approaches (Analog Devices, 2004) extend these established procedures to compensation techniques during the actual operating phase (Frühauf et al., 2002) . Some recent approaches and products developed and made available for dynamic self-calibration of analog systems/components are ALD2724x (EPAD) and AD8555 (DigiTrim) amplifiers. The ALD2724x are developed by Analog Linear Devices Inc. in which trimming is done by
Correspondence to: A. König (koenig@eit.uni-kl.de) EEPROM with finite number of correction cycles. Whereas in AD8555, trimming is done by DAC with volatile memory/switches through infinite correction cycles. The so far discussed programmable analog devices are more concerned with the calibration point of view. Other available reconfigurable analog devices are Zetex TRAC, Cypress PSoC, Lattice ispPAC30, Anadigm Vortex, IMTEK G m C-Filters, and KIP FPTA. These devices differ from each other based on their granularity. Most commercial versions are based on building block level (course grained). These reconfigurable analog devices have strong relation to evolvable hardware. Much more extensive concepts for practical engineering application are provided by the quite recent field of evolutionary electronics (Zebulum et al., 2002) , where circuits are bred by appropriate learning and optimization approach, commonly affiliated to the field of evolutionary computation. In particular, programmable, flexible special purpose hardware can serve as the target or implementation platform for such analog or mixed-signal circuits. A collection of such approaches are denoted as Field-Programmable-TransistorArrays (FPTA). The general approach bases on homogeneous transistor array, where appropriate circuits are bred literally according to prescribed specification (Zebulum et al., 2002; Langeheine et al., 2003) . In spite of interesting results, this approach has several drawbacks, like the circuit creation by evolutionary computation always starts from scratch or from primal soup which can lead to peculiar solution. Secondly, the use of homogeneous transistor arrays demands excessive switching resources. The use of optimization algorithms also wastes the existing knowledge of the experienced designers. These drawbacks form the basis of our new approach of reconfigurable analog electronics in particular to sensor signal amplifiers which are configured digitally. In this paper, we will report on the general concept of reconfigurable operational amplifier, implementation of OPA, simulation results and finally on the status of the physical chip implementation and envisioned applications.
Concept of Reconfigurable OPA
Our approach starts from medium granularity, and combines the concepts presented in the previous section to obtain digitally configurable sensor electronics and with regard to its performance, be continuously self calibrating during the course of its operation. Current FPTA's are homogeneous transistor arrays. The arrays all together provide transistors with variety of lengths and widths. These arrays can be interconnected using large number of switches to form a novel circuitry. After investigation of the current FPTA, we focused our work on the design of sensor signal amplifier with medium granular structure of the FPTA thereby making the transistor array heterogeneous. This is achievable through fixing the length of the transistor in the operational amplifier circuit design to a suitable unit length. The appropriate length is determined through simulations and the choice was conservative. Furthermore, transistor sizing can efficiently be done from the inspiration taken from A/D-D/A converters by which the elementary transistors in the heterogeneous array are sized by the powers of two. These two simple design approaches reduce the number of required switches and thus, the parameters of the design algorithm. Our approach also introduces hierarchy switches (transistor/topology/array). Table 1 and Table 2 show the achieved results for aspect ratio investigation suitable for the reference model. In order to describe the feasibility of the our approach, operational amplifier for Miller topology is also constructed both with standard and scalable transistors as shown in Figure 2 and the corresponding aspect ratio is shown in Table 5 . instrumentation amplifiers. This hierarchical switching approach allows reduction in the use of switching resources. In our approach a simple transmission gate is used. The appropriate switch dimensions are determined based on the parameters like ON-resistance, parasitic capacitance, noise and so on in order to avoid considerable changes in the circuit performance. The appropriate switch dimension so determined will be reported in the following sections. The switching patterns are incorporated into the reconfigurable usually through As the first step of our work on the schematic level, scalable transistor building blocks for NMOS and PMOS transistors were designed. The elementary transistors and the connecting switches constitutes the scalable transistors.
Ranging from the minimum width to the maximum aspect ratios, a total of 9 stages can be selected. In addition, the minimum sized transistors are duplicated three times so as to prevent the variation caused due minimum dimensions.To avoid undesired capacitive load, all three pins of the unit transistors are connected to switches, assuming, that for transistors, bulk is set to a common potential. In our work, a simple transmission gate of the dimension 8/0.35 µm is used. A total of 12 switch control lines are required for each scalable transistor (ST). The schematic of the reference model are modified by replacing the standard transistors with ST, as indicated in the lower part of Figure 1 and Figure 2 . The switching signals for each ST in the experiment are set by constant voltages for ON and OFF levels. This allows efficient analog simulations without the burden of simulating the digital part. random access address options. However, with regard to the rather low update time constraints in the envisioned application fields and the tight cost constraints on electronic discrete components, a serial approach based on a shift register will be preferred in the next steps of our work. The for Miller topology is also constructed both with standard and scalable transistors as shown in Figure 2 and the corresponding aspect ratio is shown in Table 5 . described concepts offer the baseline for application of various algorithms serving for self-calibration, automatic and manual configuration of the amplifier unit.
Implementation of Reconfigurable OPA
The pursued concepts in the previous sections are first implemented for a sensor signal operational amplifier with foldedcascode topology. Figure 1 shows the schematic of the amplifier implementation employing standard transistors of the chosen technology. For this reference model simulations were carried out to find a suiting length parameter as well as the aspect ratios of all the transistors used in building the FC-OPA. Further, a feasible range of the powers of two for the aspired scalable Tables 1 and 2 show the achieved results for aspect ratio investigation suitable for the reference model. In order to describe the feasibility of our approach, operational amplifier with Miller topology is also constructed both with standard and scalable transistors as shown in Fig. 2 and the corresponding aspect ratio is shown in Table 5 .
For both the topologies a fixed transistor length of 2 µm is used as a conservative choice. In future designs substantial length reduction seems feasible.
As the first step of our work on the schematic level, scalable transistor building blocks for NMOS and PMOS transistors were designed. The elementary transistors and the connecting switches constitutes the scalable transistors. Ranging from the minimum width to the maximum aspect ratios, a total of 9 stages can be selected. In addition, the minimum sized transistors are duplicated three times so as to reduce the influence caused due to minimum dimensions.To avoid undesired capacitive load, all three pins of the unit transistors are connected to switches, assuming, that for transistors, bulk is set to a common potential. In our work, a simple transmission gate of the dimension 8/0.35 µm is used. A total of 12 switch control lines are required for each scalable transistor (ST). The schematic of the reference model are modified by replacing the standard transistors with ST, as indicated in the lower part of Figs. 1 and 2 . The switching signals for each ST in the experiment are set by constant voltages for ON and OFF levels. This allows efficient analog simulations without the burden of simulating the digital part.
Simulation results of the reconfigurable amplifier cell with ST were close to the reference model amplifier with standard transistors to confirm the feasibility of the chosen approach. Table 4 gives the simulation results of the OPA with ST. This can be compared to those obtained by the reference model standard amplifier design in Table 3 . In a similar fashion, simulations are performed and results are compared for the operational amplifier with Miller topology. Table 5 gives the dimensions of the transistors used in building the Miller-OPA. Unlike the FC-OPA, Miller-OPA are constructed for a particular aspect ratio. Frequency in MHZ Gain in dB [1] [2]
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[4] Based on the promising circuit level simulations, the work can be proceeded further in two different direction. First, the physical realization of the reconfigurable operational amplifier to emerge as a test chip. Secondly, more flexible and complex architecture can be pursued. Flexible reconfigurable amplifier implementations are made feasible by the introduction of the topology switch levels, tailored to the need of the application with optimum effort and power consumption trade off. Furthermore, the concepts of scalable transistors can be used also for passive elements to form fields of resistors and capacitors. Note that the compensation capacitance used for both reference models are separate standard capacitors.
Physical Realization of OPA
With respect to practical applications and acceptance of the introduced concept, a typical 8 pin dual-in-line single operational amplifier package is preferred.
In our work, we define a digital interface for the requirement of programming, calibrations or for mixtrinsic evolution purposes. In addition to the normal pins of the OPA, a serial In (D) pin to feed the shift register, a clock (CLK) pin, and an Enable (EN) pin are required. The enabling signals make sure that the switches do not interact with the circuit operation when turned off until a valid switch pattern are feed into the circuit. Figure 5 shows the pin arrangement for the 8 pin package. Figure 3 and Figure 4 according to Table 3 , 4, and 6. Based on the promising circuit level simulations, the work can be proceeded further in two different direction. First, the physical realization of the reconfigurable operational amplifier to emerge as a test chip. Secondly, more flexible and complex architecture can be pursued. Flexible reconfigurable amplifier 
With respect to practical applications and acceptance of the introduced concept, a typical 8 pin dual-in-line single operational amplifier package is preferred. In our work, we define a digital interface for the requirement of programming, calibrations or for mixtrinsic evolution purposes. In addition to the normal pins of the OPA, a serial_In (D) pin to feed the shift register, a clock (CLK) pin, and an Enable (EN) pin are required. The enabling signals make sure that the switches does not interact with the circuit operation when turned off until a valid switch pattern bits are feed into the circuit. Figure 5 shows the pin arrangement for the 8 pin package.
The shift register along with the additional protection logic were implemented as full custom cells. A general separation between the digital and analog sections is not necessary, since the digital activity is well separated from the operation phase of the analog section. By offering redundancy on the ST level, concepts of self-repair and fault tolerance are addressed. The flexibility of self-repair and fault The shift register along with the additional protection logic were implemented as full custom cells. A general separation between the digital and analog sections is not necessary, since the digital activity is well separated from the operation phase of the analog section. By offering redundancy on the ST level, concepts of self-repair and fault tolerance are addressed. The flexibility of self-repair and fault tolerance options are increased by providing large number of ST's and switches on the topology levels. The basic ST's are realized with 12 stages of unit transistors, equivalent stages of shift registers, switches and protection logics. The chip can serve as a single instance/single amplifier or multiple instances/multiple single amplifiers as in the case of instrumentation amplifier thereby constructing a reconfigurable instrumentation amplifier.
The later one are constructed not only by using scalable transistors, but also with the fields of resistors and capacitors designed by extending the concepts of ST to passive elements. This facilitates the programmability in the compensation and feedback circuitries and is paving the 
Conclusion
The aspired chip can be varied in a wide range due to programming and consequently be manufactured in The later one are constructed not only by using scalable transistors, but also with the fields of resistors and capacitors designed by extending the concepts of ST to passive elements. This facilitates the programmability in the compensation and feedback circuitries and is paving the way to build complex circuits like filters and ADC's. Figure 6 shows the architecture of a general purpose sensor system built with scalable active and passive devices. The loop shown in Figure 5 implies the feasibility of on the fly calibration much larger numbers. The increased faulttolerance and self-healing capability, continuous autocalibration on the fly, trade-off and optimization of parameters like power, gain, and slew-rate, reduced switch counts makes our approach to compensate for the slight larger manufacturing cost due to increased die area. way to build complex circuits like filters and ADC's. Figure 6 shows the architecture of a general purpose sensor system built with scalable active and passive devices. The loop shown in Fig. 5 implies the feasibility of on the fly calibration much larger numbers. The increased fault-tolerance and self-healing capability, continuous auto-calibration on the fly, trade-off and optimization of parameters like power, gain, and slew-rate, reduced switch counts makes our approach to compensate for the slight larger manufacturing cost due to increased die area.
In this paper, we have provided a contribution to reconfigurable analog electronics to meet the need for auto calibration or trimming measures in particular for time continuous signal processing. Fault-tolerance in analog circuits in particular to sensor systems through bio-inspired approach is achieved. The incentive of our approach comes from the inspiration of evolutionary computation and the recent development in measurement instrumentation. The proposed chip will allow digital programming and calibration by algorithms ranging from simple algorithm to evolutionary computation. The costly trimming procedures are reduced by our approach and continuous on the fly calibration will be feasible.
In future work, the complete described concept will be subject to implementation. The implementation will be verified for parasitic influences by post layout simulations. Assessment of general frequency limitations will also be conducted. Further, adaptation algorithms for reconfiguring our circuit will be studied. As a long term perspective, adaptation could be extended including the sensors in the optimization loop (sensor-in-the-loop-learning). The adaptive amplifier circuits can help in compensating the drifts.
